This datasyeet provides preliminary information that may be subject to change without notice. Based on the datasheet the FIFO write cycle timing looks as follows:. Your statutory rights are not affected. Introduction to Microcontrollers Mike Silva. No freedom to use patents or other intellectual property rights is implied by the publication of this document.

Author:Meztikree Vidal
Language:English (Spanish)
Published (Last):27 July 2005
PDF File Size:7.34 Mb
ePub File Size:17.47 Mb
Price:Free* [*Free Regsitration Required]

This product and its documentation are supplied on an as-is basis and no warranty as to their suitability for any particular purpose is either made or implied. Future Technology Devices International Ltd will not accept any claim for damages howsoever arising as a result of use or failure of this product. Your statutory rights are not affected.

This product or any variant of it is not intended for use in any medical appliance, device or system in which the failure of the product might reasonably be expected to result in personal injury. This document provides preliminary information that may be subject to change without notice.

No freedom to use patents or other intellectual property rights is implied by the publication of this document. Scotland Registered Number: SC? In addition, asynchronous and synchronous bit bang interface modes are available. Figure 1. NET 4. The drivers listed above are all available to download for free from www. Various 3rd Party Drivers are also available for other operating systems - visit www. FIFO receive and transmit buffers for high data throughput.

Adjustable receive buffer timeout. Device supplied pre-programmed with unique USB serial number. In-built support for event characters. Support for bus powered, self powered, and high-power bus powered USB configurations.

Integrated 3. Integrated USB termination resistors. Integrated power-on-reset circuit. Fully integrated clock - no external crystal, oscillator, or resonator required.

USB bulk transfer mode. Low operating and USB suspend current. Low USB bandwidth consumption. Supplied in PCB designed to fit a standard Pins are on a 2.

On board USB? The clock circuit has now been integrated onto the device meaning that no crystal or ceramic resonator is required. It is important to note that VCC must be between 4. However, if required, an external 12MHz crystal can be used as the clock source. These three resistors have now been integrated onto the device. This pin required an external R-C filter. Data packets can be sent to the device and they will be sequentially sent to the interface at a rate controlled by an internal timer equivalent to the baud rate prescaler.

Synchronous Bit Bang Mode — Synchronous bit bang mode differs from asynchronous bit bang mode in that the interface pins are only read when the device is written to. This makes it easier for the controlling program to measure the response to an output stimulus as the data returned is synchronous to the output data. The feature was previously seen in FTDI? Bus powered designs would still take their supply from the 5V on the USB bus. Self-powered designs must provide between 4.

Normally this can be used to wake up the host PC from suspend. High Output Drive Option — The parallel FIFO interface and the FIFO handshake output pins can be made to drive out at three times the standard signal drive level thus allowing multiple devices to be driven, or devices that require greater signal drive strength to be interfaced to the FTR. In this mode any residual voltage on external circuitry is bled to GND when power is removed, thus ensuring that external circuitry controlled by PWREN resets reliably when power is restored.

This allows the possibility of using FTR based dongles for software licensing. Web based applications can be used to maintain product licensing this way. An application note describing this feature is available separately from the FTDI website. This timeout defaults to 16ms, but is programmable over USB in 1ms increments from 1ms to ms, thus allowing the device to be optimised for protocols that require fast response times from short data packets.

C thus allowing the device to be used in automotive and industrial applications. Both packages are lead Pb free, and use a? This pin can also be supplied with an external 1.

It should be noted that in this case this supply should originate from the same source as the supply to Vcc. This means that in bus powered designs a regulator which is supplied by the 5V on the USB bus should be used. D7 when low. See Section 4. These two pins are internally connected on the module PCB.

To power the module from the 5V supply on USB bus, connect jumper J2 pins 1 and 2 together this is the module default configuration. In this case these pins would have the same description as pin To use the UMR module in a self powered configuration, ensure that jumper J2 pins 1 and 2 are not connected together, and apply an external 3.

Connect to pin 17 RST in a self powered configuration. Pull up resistor pin connection 1. Connect to pin 14 USB in a self powered configuration. This pin is decoupled to ground on the module PCB with a nF capacitor.

The prime purpose of this pin is to provide the internal 3. Up to 50mA can be drawn from this pin to power external logic if required. This pin can also be used to supply the FTRL? Writes the data byte on the D Strobing the pin low will cause the device to request a resume on the USB bus. Table 4. In USB bus powered designs connect to 3V3 to drive out at 3. Alternatively, if the module is in a self powered configuration, the supply to the VCC module pins 15 and 21 will be brought out to this jumper pin.

Connect to jumper J2 pin 1 in order to supply the board from the USB bus. Remove the jumper connector in a self powered design.





FT245RL FTDI, FT245RL Datasheet






Related Articles